Abstract-A new ESD topology is proposed for RF low-noise amplifier (LNA). By using the modified silicon-controlled rectifier 
I. INTRODUCTION

W
ITH the rapid shrinking of the feature size in CMOS technology, the gate oxide thickness reduces accordingly leading to the critical concerns for electrostatic discharge (ESD) protection design in integrated circuits. A good ESD design should provide sufficient immunity to the ESD stress, but not affect the signal under normal operation conditions. For RF applications, the tradeoff between the ESD robustness and circuit performance has to be taken into account. In general, if high RF performance is required, the design of endurable ESD protection for large ESD current stress becomes more challenging [1] .
The double-diode scheme typically employed for RF ESD protection has the advantage of simple design and high ESD current capability [2] . However, this configuration does not provide a direct ESD bypass path during the positive ESD zap with V ss grounded (PS mode). This can be an important issue in the design of system-on-chip (SOC) using advanced technology. With the multi-power domain circuitry and thus long power bus routes, the increased parasitic resistances result in a large IR voltage drop and the thin gate oxide is exposed under a high clamped voltage stress. To improve the ESD level, it is highly desirable to have the direct discharge paths to ground to minimize the resistance of the ESD current path [3] .
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The silicon-controlled-rectifier (SCR) with high current capability has also been widely used as the ESD protection block, which provides a directly discharge path to ground for the PS mode. However, the high switching voltage, low turn-on speed and transient-induced latch-up issues need to be overcome, especially for nano-meter CMOS technologies [3] . Previously published results proposed various approaches to improve these problems. A substrate-triggered SCR can quickly trigger on when the current applied to the substrate of the SCR device [4] ; for a gate-grounded nMOS triggered SCR, an nMOS transistor is used as an external trigger device to quickly trigger on SCR [5] . However, the ESD current still needs to propagate through a long path in the PD mode. As a result, the parasitic resistance of the ground buses causes a large IR voltage drop leading to the thin gate oxide exposed under a high clamped voltage stress. It is highly desirable to design an ESD protection block with directly discharge paths to the power (both PS and PD modes) to minimize the resistance of ESD current path [2] .
In this study, we proposed a new ESD network topology using the modified SCR in conjunction with a P+/N-well diode clamp and a gate-driven power clamp for RF low noise amplifier (LNA) ESD design. The proposed design provides direct discharge paths to the power. Being the first active block in RF receiver, the ESD protection is of critical importance for the LNA. The measured results demonstrate the proposed ESD-protected LNA can enhance ESD performance up to 6.5 kV for the HBM with only 0.l3-dB noise figure and 0.7-dB power gain degradation compared to those of the SCR-only LNA. To the best of our knowledge, the proposed ESD-protected LNA presents the highest ESD level among the published works in 65-nm CMOS technology.
II. CIRCUIT TOPOLOGY
A. ESD Configuration Fig. 1 shows the architecture of the proposed ESD network together with the amplifier circuit Fig. 1 also indicates the two ESD bypass current paths for the PS and PD modes. Differing from the conventional SCR topology, the proposed ESD network topology can provide direct ESD paths to V DO and V ss simultaneously. In other words, the critical PS and PO modes are both enhanced owning to the prevented large IR drop from the power bus resistances. In the PS mode, there are two ESD current paths PS 1 and PS2 including a path PS 1 through the modified-SCR and an auxiliary path PS2 with P+/N-well diode together with a power clamp. Similarly, there are also two ESD current paths POI and PD2 for the PO mode. With the proposed ESD network design, both of the PS and PO modes find the direct paths to the ground and the additional ESD paths further enhance the ESD protection capability.
The complete 65-nm LNA with proposed ESD network is shown in Fig. 2 . The P+/N-well diode Dp is employed as a direct ESD path for the PO mode with the dimension of 0.6 /lm and 40 /lm in length and width, respectively. The modified SCR is employed as a dual-direct ESD path for the PS and NS modes, which the N-well diode (DN) with the geometry of 8-/lm square is used as the direct ESD path for the NS mode. The transistor Mr functions as a trigger source with a total channel width of 64 /lm and a channel length of 0.15 /lm. The large trigger current resulted from the large Mr can reduce the trigger voltage. Note that the diode chain (OJ, O2. and 03) is used to ensure a sufficient holding voltage (V H) to improve latch-up immunity. There is a trade-off between ESD performance and latch-up immunity for the diode chain. In normal RF operation, the trigger voltage of the diodes must be sufficiently high such that the chain does neither leak nor trigger the SCR. On the other hand, during the ESD event, the increased number of diodes also increases the SCR ESD trigger voltage and thus limits the ESD performance. It should be notice that the gate-driven power clamp can effectively minimize the voltage drop along the ESD current bypass path. In this design, the total capacitance is about 75 fF at the RF input, which shows no obvious impacts on the LNA performance at 5.8 GHz of the RF operation frequency. B. LNA Configuration Fig. 2 shows that a cascode configuration is employed for the LNA, in which the inductive degeneration is applied for the common-source stage. The cascode design can not only improve the reverse isolation but also eliminate the Miller effect. The ESD blocks are co-designed with the LNA input matching network including the gate inductor Lg and the source inductor Ls. The Ls and Lg are designed to make the real part of the input impedance matching to 50 ohm at the desired operating frequency. The inductor Ld functions as the inductive peaking and also output matching to 50 ohm. The gate terminal of M2 is connected through the RC bias circuit Rb and Cb instead of directly tied to V DO to have a more robust ESD performance and AC ground.
III. RESULTS AND DISCUSSION
The proposed ESD-protected LNA using modified SCR conjunction with P+/N-well diode and the power clamp are realized in a 65-nm CMOS process. A reference LNA design with SCR-only is also implemented for comparison. The RF characteristics have been measured on-wafer. The ESD performance is also tested on-wafer using Transmission line pulse (TLP) test.
A. RF measurements
The LNAs are biased under a 1.2 V supply with an associated drain current of 6.5 rnA. The measured S-parameters Sll and S21 of ESD-protected LNAs are both shown in Fig. 3 . With the well-designed ESD circuits, the frequency responses of both cases are almost identical. The power gain can achieve 16.7 dB at 5.8 GHz, which only drops by 0.7 dB compared with the reference ESD-protected LNA. Input insertion loss below -15 dB is also obtained for both cases, which demonstrates the successfully designed input-matching network. Fig. 4 shows the measured noise figures. Excellent noise figure around 2.57 dB at 5.8 GHz is achieved for the proposed ESD-protected LNA, which is only 0.I3-dB higher than the reference design. To evaluate the circuit linearity, the input third-order-intermodulation (1M3) is measured. A two-tone test using 5.8025 GHz and 5.7975 GHz is performed to measure the input third-order intercept point (IIP3). The measured results of -11 dBm also indicate that the proposed ESD circuit does not have impact on the circuit linearity. ...
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IV. CONCLUSION 7
In this paper, we proposed a new ESD network topology for RF ESD design using the modified SCR in conjunction with a P+/N-well diode clamp and a gate-driven power clamp. The design provides direct ESD discharge paths to both V DO and V ss, which is suitable for multi-power domain design for soc. The measured results demonstrate the proposed ESD-protected LNA can enhance the ESD performance up to 6.5 kV for the HBM with only O.13-dB noise figure and 0.7-dB power gain degradation compared with the SCR-only LNA. To the best of our knowledge, the proposed ESD-protected LNA presents the highest ESD level among the published works in 65-nm CMOS technology. 
